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SUMMARY 
In this research the criteria under which some two-port networks 
can be compensated with passive networks to behave as ideal NICs have 
been mathematically derived. These criteria enable us to define the term 
"nonideal NIC" more realistically. Passive networks required to compen-
sate a nonideal NIC have also been analytically obtained. 
Realization of NICs is accomplished by the realization of nonideal 
NICs first and then compensating them to become ideal ones. A nonideal 
NIC is obtained by interconnecting two elementary networks, each of which 
contains a controlled source. A complete list of three-terminal elementary 
networks each containing a voltage-controlled source and another list of 
three-terminal elementary networks each containing a current-controlled 
source have been given with their mathematical matrices. Field-effect 
transistors and junction transistors are used to realize these controlled 
sources and to obtain practical element ejry networks. A proof is given 
that indicates that only series-parallel and parallel-series interconnec-
tions of two such elementary networks can lead to NIC circuits. 
A general discussion is given on the process of realizing an ac 
model and a dc model NIC from a basic nonideal NIC. An example is pre-
sented and its details are discussed. 
The stability problem of the NIC is analyzed in this research with 
two new approaches. It is proved that an NIC is open-circuit unstable 
and short-circuit stable at one port and short-circuit unstable and open-
circuit stable at the other porta A rule to determine the stability 
viii 
condition at a port has also been established. 
Complete lists of basic negative resistance circuits derived from 





The negative-immittance converter (NIC) is a two-port device that 
converts an immittance to its own negative within a constant ratio. A 
negative resistance or a negative capacitance can be obtained by simply 
connecting a resistor or a capacitor across the output terminals of the 





where h ? and h„ are any positive real numbers. If the parameters h ? 
and h„ are both positive, the NIC is classified as a current-inversion 
type NIC (INIC), because the current at both ports is opposite in direc-
tion. On the other hand, if they are both negative, then the NIC is 
classified as a voltage-inversion type NIC (VNIC), because the voltages 
at both ports are different in direction. 
When the NIC was first developed," it was used to realize a 
negative-resistance (-R) for applications in amplifiers and oscillators. 
As the result of the discovery of many solid-state devices and the trend 
of microminiaturization and total integration of electronic circuits, var-
2 3 
ious techniques of filter design and synthesis" have been devised with 
2 
varying degrees of success by using active elements. Most of these tech-
niques shun the use of the inductance which is impractical for miniaturi-
zation and integration. Numerous procedures have "been developed which 
employ the NIC and the negative-resistance for synthesizing active net-
works. The NIC and the negative-resistance have become one of the most 
important building blocks in modern circuit design and active network 
synthesis. 
The realization of the NIC is first reported by Merrill using 
k 
two vacuum triodes. Linvill used two junction transistors to build a 
5 
voltage-inversion type NIC. Then., Lark;/- used two junction transistors 
as a high-gain amplifier to realize a current-inversion NIC. Lundry 
used a high-gain current amplifier to realize a voltage inversion NIC. 
7 P) 
Later, Braun, aided by the concepts of oport and suport, proposed some 
NIC circuits using junction transistors. Of all the NICs reported, none 
was realized by any systematic analytical approach. 
The junction transistor, due to its popularity and its longest 
history among solid-state active devices, has so far been exclusively 
used in the realization of the NIC and -R. The field-effect transistor 
(FET), a relatively new solid-state device, has received only limited 
investigation concerning its application to active networks, in spite of 
the fact that the FET has many advantages, such as high input impedance, 
high power gain, low noise, low power consumption, and being producible 
in vacuum-deposited thin film form. Only two circuits ' that use 
FETs to realize -R have been reported., No NIC that uses FETs as active 
elements is known to exist. One of the main objectives of the research 
is to realize the NIC and the -R employing FETs, as well as junction 
3 
transistors, by a general analytical approach. 
A practical NIC always contains parasitic parameters. In terms of 
hybrid h parameters, these parasitic parameters are h-.. and hpp. Larky, 
12 13 
Ghausi, and Huelsman have demonstrated that the parasitic parameters 
of a practical NIC can be nullified by using passive compensation net-
works. Although it is known that an NIC containing parasitic parameters 
is a nonideal NIC, and a nonideal NIC can be idealized by passive compen-
sation networks, so far, the term "nonideal NIC" has not been mathemati-
cally defined. A nonideal NIC can be defined as a two-port which can be 
compensated by passive networks to behave as an ideal NIC. In this re-
search, mathematical analysis will be carried out to establish the criteria 
under which a two-port can be considered a nonideal NIC. These criteria 
are extremely important to the realization of the NIC because they serve 
as guidelines as well as a goal in the realization. The criteria are also 
very important to the analysis of the NIC stability problem, because they 
give a basis on which the stability problem can be analyzed. 
k 
It has been observed that a practical NIC is short-circuit stable 
and open-circuit unstable (SCS-OCU) at one port, and open-circuit stable 
and short-circuit unstable (OCS-SCU) at the other port. Recently 
14 15 16 
Brownlie, Hoskins, ' and Schwarz offered three separate proofs to 
justify this stability phenomenon by considering the existence of poles 
or zeros in the right half of the complex-frequency plane. In carrying 
out their proofs, each of the authors introduced a prerequisite condition. 
Brownlie assumed the existence of parasitic parameters in the NIC matrix. 
Hoskins assumed the existence of a time delay in the NIC circuit. Schwarz 
assumed that either right-half-plane poles or zeros are introduced during 
h 
the conversion process. The introduction of a prerequisite condition in 
the discussion of the NIC stability problem is necessary because without 
such an assumption an ideal NIC does not have any transient behavior and 
the stability problem does not arise. The conditions introduced by these 
authors in verifying the stability phenomenon are not basically sound. 
They had only confirmed the long observed phenomenon that a NIC is SCS-
OCU at one port and OCS-SCU at the other. The problem of determining 
which port of the NIC is SCS-OCU and which port is OCS-SCU is still left 
unsolved. In this research, the stability problem of the nonideal NIC 
will be treated in general, and the ideal NIC as a special case. By 
applying the criteria derived in this research for the nonideal NIC, it 
is possible not only to verify the stability phenomenon of the NIC, but 
also to determine whether a port is SCS-OCU or OCS-SCU. 
A negative resistance can be obtained from an NIC by simply con-
necting a resistor across the output terminals of the NIC. An NIC can 
actually yield two negative-resistance circuits, one current-controlled 
and one voltage-controlled. For applications where only -R is required, 
it is more practical to realize a -R circuit as a one-port than to real-
ize the -R from an NIC because a practical NIC normally is more complex 
than a practical -R, even though both have the same basic equivalent cir-
cuit. For this reason, all -R circuits are separated from the NICs real-
ized in this research. 
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CHAPTER II 
THE NONIDEAL NIC AND ITS COMPENSATION 
A nonideal NIC is a two-port which, when compensated by passive 
networks, will behave as an ideal NIC. More specifically, a nonideal 
NIC can be considered as an ideal NIC containing parasitic parameters 
which can be cancelled out by passive compensation networks. Practical 
NICs always contain parasitic parameters. In the realization of the ideal 
NIC, it is most practical to start with the realization of the nonideal 
NIC and then effect the compensation. In order to realize the nonideal 
NIC, it is essential to establish a set of criteria under which a two-
port can be regarded as a nonideal NIC so that there will be a guideline 
to follow. 
In this research, the criteria and the compensation networks for 
a nonideal NIC will be obtained by mathematical analysis of a two-port 
network which contains a general two-port and two unknown compensation 
networks, of which one is in series with and the other is in parallel 
with each port of the general two-port. By forcing the compensated two-
port network to have the matrix of an ideal NIC, the criteria as well as 
the necessary compensation networks are established. The compensated 
two-port network is shown in Figure 1. The general two-port network AA'-
BB' in Figure 1 has h parameters h, 1 , h , h?1 and h _ when port AA.' is 
regarded as port 1. Y-, and Zn are respectively an unknown passive admit-
tance and an unknown passive impedance. Conditions on the h parameters 
and the immittances Y-, and Zp will be defined after the criteria for the 










Figure 1. Compensation of a Nonideal NIC. 
An ideal NIC is an active two-port which,, when terminated in an 
impedance Z at one port, will have an input impedance 
Z. = - kZT 
l L 
( i ) 
at the other port, where k is an arbitrary positive real number. When 
a general two-port network having the h parameters h , h , h_ and h „, 
is terminated in an impedance Z at its port 2, its input impedance at 
JLi 





11 h, + i7zL 
(2) 
7 
By comparing Equation (l) with Equation (2), it is clear that the h 
parameters of an ideal NIC must satisfy the conditions 
hll = h22 = ° (3) 
h12h21 = k (h) 
It is shown in Appendix I that the matrix [H] of the compensated network 
in Figure 1 is 
[H] 
h + Z2Ah 12 
1 + h11Y1 + h22Z2 + YxZ2Ah 1 + h^.^ + h?2Z2 + Y ^ A h 
21 h22 + Y l A h 
1 + h11Y1 + h22Z2 + YxZ2Ah 1 + t ^ ^ + h?2Z2 + Y-^Ah 
(5) 
where Ah = h h p - h ph . For the compensated network in Figure 1 to 








Since both admittance Y, and impedance Z„ are restricted to being pass-
ive, both - hpp/Ah and - h /Ah must be positive-real. 








In order to ensure that the compensated network behaves as an ideal NIC, 
Equation (k) must also be satisfied, or 
h12h21 
k (9) 
where k is a positive real number. 
The positive-real requirements on immittances (6) and (7), and the 
relationship (9) are the criteria under which a two-port network can be 
compensated to become an ideal NIC These are also the criteria for a two-
port network to be a nonideal NIC. 
So far, h parameters have been considered as complex numbers. For 
practical applications, it is important to consider the case where all h 
parameters are real; because most practical electronic circuits can be 
considered to have real h parameters at the low-frequency range. These 
practical electronic circuits are the ones to be used to realize NICs in 
this research. 
9 
When all h parameters of the general two-port network in Figure 1 
are real numbers, the compensation networks Y_ and Zp are respectively a 
positive conductance and a positive resistance and the criteria for the 
two-port network to be a nonideal NIC can be derived from Equations (6), 
(7), and (9) as 
h 
5T s ° ™ 
it S ° ^ ) 
i12h21 > 0 (12) 
Equation (10) is derived from (6) so that the conductance Y., is positive. 
Equation (ll) is derived from (7) so that the resistance Zp is positive. 
Equation (12) is derived from (9) so that the conversion factor k is a 
positive number. Equations (10) and (ll) indicate that both h _ and h„9 
must have the same sign or 
hllh22 - ° (13) 
and the sign must be opposite to that of Ah. 
Conditions (10), (ll), and (12) may be satisfied by either of the 
following two sets of Equations: 
r h-,-, = 0, h 0 0 S 0 11 22 
(I) A Ah < 0 




r- hll S °> h22 = ° 
(II) -\ Ah > 0 




A two-port network that satisfies the conditions listed in set (i) has 
positive parasitic parameters h and hno and the product h hpp is less 
than that of h ph . A two-port network that satisfies the conditions 
listed in set (ll) has negative parasitic parameters h _ and h and the 
product h h is greater than that of h 0h,, . Most practical NICs have 
the product h^h p less than h phpi and therefore, they fall under the 
criteria of set (i). 
When either h ^ or h00 of the nonideal NIC is zero, only one com-




and similarly for the case hp? = 0 











Matrix (2^) shows that h , h as well as the conversion factor h h 
remain the same after the nonideal NIC has been fully compensated. In 
the case where both hnn and h 0 0 are non-zero, the conversion factor will 
11 dd 
decrease by a factor of (Ah/h 0h„ ) after the nonideal NIC has been com-





So far, the criteria for a nonideal NIC have been derived by 
presupposing that the two-port is oriented as in Figure 1. It is apparent 
that by turning the compensated NIC network in Figure 1 end over end as 
shown in Figure 2, the network will still behave as an NIC, and a comple-
mentary set of criteria for a nonideal NIC can be derived. Let the h ma-

















Figure 2. The Complementary Network t o the Network 
i n Figure 1 . 












It is clear that 
linn h 9 1 
/ / _ X.d 21 
12 21 " " ,., v 2 (Ah)' 
(28) 
Ah Ah = 1 (29) 
From Equations (27), (28), and (29)3 Equations (6), (7), and (9), 
can be represented as 
Yl = - h 2 2 (6') 
Z2 = " hll (7') 
h 1 2'h g l' k = k (9') 
where k' is a positive-real number. 
The positive-real requirement on (6 ) and (7 ) and relationship 
(9') are the criteria for a two-port network to be a nonideal NIC. 
Ik 
If all of the h parameters are real, the sufficient conditions for 
a two-port to be compensated to form an ideal NIC are those given by-
Equations (lU) to (19). By substituting these equations into (27), (28), 
and (29)5 the following two new sets of equations axe obtained for the 
network of Figure 2 if it is to behave as an NIC. 
d') -
\ i S 0, h ' § 0 
Ah' < 0 




„. h n ' a 0, h22' s 0 
(11') - Ah' > 0 




and the compensation immittances are 




Y, Ah" = - h 22 (37) 
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From conditions in sets (i), (l')? (ll), and (ll') and Equations 
(36) and (37)5 some important respects concerning the nonideal NIC and its 
compensation can be given as follows: 
1. If the h parameters of a two-port satisfy any one of the four 
sets of conditions (i), (i'), (ll), and (ll'), then the two-port is a non-
ideal NIC. 
2. If the h parameters of a two-port for one of its orientation 
satisfy 
h±1 ^ o, h 2 2 ^ 0, h 1 2 h 2 1 > 0 (38) 
then the two-port i s a nonideal NIC. 
3. The pa ra s i t i c parameters h and. h n of a nonideal NIC are 
both negative in at l eas t one orientation., and these parameters can be 
nulled out by posi t ive immittances of the same magnitudes. 
k. A nonideal NIC sa.tisfyj.ng conditions (i) and ( i ' ) can be com-
pensated only in one or ienta t ion as shown in Figure 1. A nonideal NIC 
satisfying conditions ( l l ) and ( l l ' ) can be compensated in both or ienta-
t ions as in Figure 1 and 2. 
16 
CHAPTER III 
NONIDEAL CONTROLLED SOURCES AND THE REALIZATION OF THE NIC 
Since the NIC is an active two-port network, it can only be 
realized with active elements. These active elements can be gyrators, 
negative-imraittance inverters (NIV) or controlled sources. For example, 





This matrix can be realized by connecting a gyrator and a NIV in series 


















Also, the NIC can be realized by one of the following four circuits, of 
17 
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(a) 
Figure 3. Ideal Controlled Source Realization of NIC. 
Realizations of the NIC with a gyrator and a NIV are not desirable 
because the gyrator and the NIV are usually as complex and difficult to 
obtain as an NIC. The realizations of the NIC with controlled sources 
shown in Figure 3 are also unattractive "because for practical reasons two 
amplifiers are required to achieve circuits (a) or (b) and an infinite-
gain current-controlled current sources are required to achieve circuits 
(c) and (d). Nevertheless, some success has been accomplished by using 
18 
two transistors to approximate circuits of types (c) and (d) in Figure 3-
It would "be desirable to realize the NIC with a minimum number of 
nonideal controlled sources. The nonideal controlled source here can be 
represented by a practical active device such as the transistor, the field-
effect transistor, the vacuum tube, or integrated-circuit amplifiers. The 
minimum number of practical controlled sources required to realize an NIC 
is two. This minimum number can be seen from the facts that an NIC has a 
positive feedback circuit, and that the minimum number of practical con-
trolled sources required to achieve this positive feedback without using 
any transformer is two. Using two nonideal controlled sources (or two 
practical active devices) to realize the NIC is one of the main objectives 
of this research. 
As a first step toward realizing; the NIC, the realization of a two-
port network whose parameters satisfy the criteria for a nonideal NIC will 
be studied. In order to realize a nonideal NIC matrix with two controlled 
sources, an NIC circuit is considered as the combination of two intercon-
nected two-port elementary networks, each of which contains one controlled 
source. The possible interconnections that can be performed on two two-
port networks are: 
1) series-series configuration (summation of the two constituent 
impedance matrices) 
2) parallel-parallel configuration (summeition of the two consti-
tuent admittance matrices) 
3) series-parallel configuration (summation of the two consti-
tuent hybrid h parameters) 
h) parallel-series configuration (summation of the two consti-
tuent hybrid g parameters) 
19 
5) cascade connection (multiplication of the two chain matrices) 
Of the five possible interconnections, series-series and parallel-
parallel configurations are not used because, as proved in Appendix II, 
these configurations will not lead to a nonideal EEC network. Cascade 
connection is also disregarded because, after a thorough investigation, 
the chain parameters of all possible elementary networks are found to be 
positive, and the multiplication of two of these chain matrices will not 
lead to an NIC chain matrix. 
Therefore, the series-parallel and the parallel-series intercon-
nections of two elementary networks are the only configurations that can 
possibly yield an HIC circuit. Because of the reversibility of both ports 
of an KIC, if an NIC circuit can be obtained from series-parallel inter-
connection of two elementary networks, it can also be realized by the 
parallel-series interconnection. Therefore, series-parallel and parallel-
series interconnection really accomplish the same thing in this case; and 
it is only necessary to carry out one of the two interconnections. In 
this research, the series-parallel configuration is selected, and the hy-
brid h parameters will be used throughout the work. 
Generally, to effect a direct addition of two elementary hybrid 
matrices, an ideal transformer is required in the interconnected network. 
However, when the elementary networks are three-terminal networks, or two-
port networks with a common terminal, an ideal transformer is not neces-
sary, provided the input terminals of one of the two constituent networks 
are reversed. Figure h shows such an interconnection of two elementary 
networks. The hybrid matrix for the interconnected network when repre-
sented in terms of the hybrid parameters h.. and h.." of the two consti-
ij ij 




(h 11 + V 
(h ,1 " h21 
(h1£' - h12') 
(h 2 2' +h 2 2«) 
(to) 
Equation (̂-0) indicates that the effect on the h parameters of a two-port 
network, when the irput terminals are interchanged, is to change the signs 
of both h and h . Therefore, when two elementary networks are inter-
connected as in Figure h the h parameters h , and h for the interconnec-
ted network are simply the sum of the two respective constituent parameters 
and h12 and h p i are the difference of the two respective constituent para-
meters. It is of interest to note that if h_p and hpi of such an inter-
connected network are both positive (negative), then by the interchange of 
the position of the two networks, h and h will become both negative 
(positive). This means that a NIC obtained in this research will perform 
as both INIC and VNIC, depending on which of the two elementary networks 
has its input terminals reversed. 
Elementary Networks 
The elementary networks used are each a three-terminal network 
and must contain a nonideal controlled source. There is an enormous num-
ber of three-terminal networks each of which contain one nonideal con-
trolled source and resistors. Since the parameters h , and h are con-
sidered parasitic in the NIC as well as in the elementary networks, the 
network can be simplified by leaving out those resistors which contribute 
only to the parameters h-,-, and hpp. Hence., the basic configuration of an 
elementary network is a three-branch network with a common node. Two of 
the branches contain a resistor each and the third has a controlled 
21 
voltage source in series with a resistor. 
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Figure J+. Transformerless Series-Parallel Interconnection 
of Two Elementary Networks. 
There are four types of nonideal. controlled sources. They are 
voltage-controlled current source, voltage-controlled voltage source, 
current-controlled current source, and current-controlled voltage source. 
By applying Thevenin's theorem, these four types of nonideal controlled 
sources can be grouped into only two types the voltage-controlled 
voltage source and the current-controlled voltage source. Figures 5 and 
6 show these types of controlled sources. In Figure 5? the parameters 
s and g are conductances; and g /g. is the voltage amplification ratio. 
In Figure 6, the parameters g and (3 are respectively the conductance and 
the current amplification factor; and (3/g is the transfer resistance. 
22 
The use of these parameters makes it easy to relate them to those of a 
practical active device. This point will be made clear in the later part 




Figure 5. Voltage-Controlled Voltage Source-
Figure 6. Current-Controlled Voltage Source. 
An example of an elementary network, which contains a nonideal 
voltage-controlled voltage source i s shown in Figure 7« 
23 
Figure 7. An Elementary Network with a Voltage-Controlled 
Voltage Source. 
The h matrix of the network is given in Equation (kl) 
[ h ] = 
gj + gg
 + sd 
; i ( g 2 + ^ + sa} 
s 2 ( g m " s l } 
>l ( s 2 + Bm + s d } 
( g 2 + ^ + %> 
g 2 ^ » + Sd) 
<g2 + ^ + 6d) 
en) 
where g.. and gp are both conductances. There are a t o t a l of e igh teen 
elementary networks which con ta in a nonidea l v o l t a g e - c o n t r o l l e d vo l tage 
source . They are l i s t e d i n Appendix I I I wi th t h e i r r e s p e c t i v e h ma t r i ces 
P r a c t i c a l a c t i v e devices which can be used t o r e a l i z e a nonidea l 
v o l t a g e - c o n t r o l l e d vo l tage source are the t r i o d e , t he pentode and t h e 
field-effect transistor (PET). In this research the FET (a solid state 
device) has been chosen because it has a lew noise figure, low power con-
sumption and high power gain and can be produced in integrated circuit 
form. An FET can be either of N-channel type or P-channel type. The 
difference between these two types is in their dc bias voltages. They 
are identical in their ac properties. Figures 8 and 9 show the N-channel 
and P-channel FETs with their respective equivalent circuits where G, D, 
and S are respectively gate, drain and source, and 
S 
'd " 3V 





is the transfer conductance, 
\ 
Because the type of FET to be used in a circuit does not have to be 
decided until the dc bias of the circuit is being implemented, it is ex-
pedient to establish a symbol which represents a general FET of either 
type. The symbol which is adopted in this thesis is shown in Figure 10. 
All elementary networks containing an FET are included in the gen-
eral nonideal controlled sources listed in Appendix III. After further 
simplification of all FET equivalent circuits by deleting those resistors 
that are parasitic, a total of twelve FET elementary networks are found. 
They are listed in Table 1 with their respective physical circuits and 
matrices. 
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Figure 8. A Biased N-Channel Depletion-Type FET and 
Its AC Equivalent Circuit. 
G J D 
^-o 
Figure 9. A Biased P-Channel Depletion-Type FET and 
I t s AC Equivalent C i r c u i t . 
G 1—' D 
S 
Figure 10. A General FET and Its AC Equivalent Circuit. 
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This process and technique will now be used to obtain three-terminal 
networks that contain a nonideal current-controlled voltage source and 
then to substitute those controlled sources by a practical active device 
wherever possible. An example of an elementary network which contains a 
nonideal current-controlled voltage source is shown in Figure 11. The h 
matrix of the network is shown in Equation (k2) where g and g2 are con-
ductances. The total number of this type of elementary networks is found 
to be twelve; they are listed in Appendix IV with their respective h 
matrices. 
Figure 11. An Elementary Network Containing a Nonideal 
Current-Controlled Voltage Source. 
M = 
^g0(3 + 1) + g2(g2 + gQ) 
i^o(g2 + g o : i 
g2(3
 + i) 
go + g„ 
h + go 
g0g 2bo 
+ g o J 
(h2) 
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One practical active device which can realize a nonideal current-
controlled voltage source is the transistor. There are two types of 
transistors the NPN type and the PNP type. The type of the transis-
tor which will be used in a circuit depends strictly on the dc bias con-
ditions. There is no difference between the two types when considering 
the ac signal operation. In this research a common symbol has been adop-
ted to represent both types of transistors. The symbol, as well as its 







Figure 12. A General Transistor and Its AC Equivalent Circuit. 
By substituting a transistor, where possible, into a nonideal 
current-controlled voltage source of the elementary networks listed in 
Appendix IV, and after further simplification of all circuits by deleting 
those resistors which are parasitics, a total of eight transistor elemen-
tary circuits are obtained. They aire listed in Table 2 with their respec-
tive networks and matrices. 
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Table 2. Transistor Elementary Networks. 
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The Realization of the Nonideal :NIC 
After all practical elementary networks have been found, the non-
ideal NICs can be obtained by systematically interconnecting the elemen-
tary networks two at a time in the manner shown in Figure k and using only 
those interconnected networks whose h parameters satisfy any one of the 
four sets of conditions (i), (i'), (il), and (II ) in Chapter II. From 
Tables 1 and 2, the parameters h ^ and h Q 2 of all the elementary networks 
are positive. Hence, the h parameters of any interconnected networks must 
satisfy, 
hn = V + V * ° ^ 
h22 = h22 7 + h22/; ~ ° ^ 
The only set of conditions that can be satisfied by these two equations 
is set (I). Therefore, to find out if the interconnected two-port is a 
nonideal NIC, it is only necessary to check if its parameters satisfy 
Ah < 0 (45) 
h12h21 > ° (1+6) 
or 
(hll' + V ' ) (h22'
 + V ) -(h12 - V> (h2l' * V * < ° (k7) 
3̂  
(h12' - hlg") (h21' - h21") > 0 (1*8) 
As mentioned before, a nonideal NIC realized, from the series-
parallel interconnection of two elementaiy networks can be either VNIC or 
IMC depending on which of the constituent networks has its input termi-
nals interchanged. In this research, all "basic nonideal NIC circuits will 
be given in the form of INIC. 
The field-effect transistor can be considered as a voltage-
controlled current source. Its output conductance g is very small, usu-
-5 
ally in the range of 10 mhos or less. For simplicity and practicality, 
the output conductance of the FET will be considered zero. 
The basic nonideal NICs obtained from the interconnection of two 
elementary networks can be separated into three groups according to the 
types of controlled sources (or active devices) utilized. These three 
groups are the NICs containing two voltage-controlled sources (or two 
FETs), the NICs containing two current-controlled sources (or two junction 
transistors), and the NICs containing one voltage-controlled and one 
current-controlled sources (or one FET and one transistor). Tables 3? ̂ 3 
and 5, respectively, list these three groups of nonideal NICs. 
Each NIC in these tables has been given an identifier which is the 
composite of the identifiers of the elementary networks. For example, the 
identifier I2-V12 indicates not only that the NIC is realized from inter-
connection of the elementary networks 12 and V12, but also that the ele-
mentary network V12 is the one whose input terminals have been reversed. 
In Tables 3 and 4, all parameters of the first elementary network (12, for 
example) have been subscripted as 1, and. all parameters of the second 
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elementary network (V12, for example) have been subscripted as 2 so that 
the parameters for each active device can be identified. 
From NIC circuits and matrices in Tables 3 and 4, it can be found 
that NICs VI-V2 and V9-V7 are actually the same circuit, and so are NICs 
V11-V2 and V9-V6, 13-15 and 15'-II, and 13-15' and l6'-Il. 
All nonideal NICs listed in Tables 3> h9 and 5 are basic nonideal 
NIC circuits which conditionally or unconditionally satisfy the criteria 
for a nonideal NIC. Unconditional nonideal NIC circuits are those whose 
h.., or hon is zero; and h 0h are always positive. They are V5-V12 and 
12-14. Conditional nonideal NIC circuits are those whose h and h? par-
ameters are nonzero and h 0h _ are conditionally positive. These circuits 
A.CL £-X 
include all those listed in Tables 3? 4? and 53 except V5-V12 and 12-14. 
For conditional nonideal NIC circuits, care must be taken to satisfy con-
ditions (45) and (U6) in implementing these circuits when actual active 
devices are used. 
To develop an operational ideal NIC from a basic nonideal NIC, it 
is necessary to select the proper types of active devices; to properly 
bias both active devices; to isolate the circuit from terminated loads 
which have a tendency to distort the dc bias; and to compensate the par-
asitic parameters. 
Techniques for developing a basic nonideal NIC circuit into an 
operational ideal NIC are different for different circuits. Although 
these techniques may be quite similar, there is no single rule that can 
be followed for all nonideal NIC circuits. Since there are many nonideal 
NIC circuits found in this research, the development and design details 
will be carried out for one of the circuits as an example. The circuit 
selected for this example is V5-V12 which contains two FETs„ 
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DC Bias and AC Model NIC 
Since the parameters of an active device will properly characterize 
the active device only when it is operating in a linear active region, it 
is necessary to bias all active devices so that they operate in this re-
gion. Because there are two active devices in an NIC circuit, and because 
these two active devices must both be properly biased; it is important to 
select the right types of active devices so that the circuit can be prop-
erly biased with the least complexity. The type of active devices which 
should be used depends on the location and the polarity of the power sup-
ply being used.- Normally, if all polarities of the power supplies in a 
circuit are interchanged, the same circuit will still function if all ac-
tive devices in the circuit are switched to their complementary types. 
Normally a bias voltage can be obtained from the voltage drop 
across a resistor or from using a dc voltage source. When the voltage 
drop technique is used, a bypass capacitor is required to nullify the 
effect of the resistor to ac signals. The NIC circuit which contains any 
bypass capacitor or any blocking capacitor is an ac model, and will not 
operate down to dc level. An ac-model NIC should be easier to realize 
than a dc-model because of the freedom in using bypass and blocking capa-
citors. In this research an ac-model NIC will be realized first. 
Figure 13 demonstrates how an ac circuit can be biased in differ-
ent ways with different types of active devices. Circuit (a) in Figure 
13 is a basic circuit to be realized. In circuits (b) and (c) the main 
power supply is in series with the circuit. In circuits (d) and (e) the 
main power supply is in parallel with the circuit. In circuits (b) and 
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Figure 13. Example of DC Biasing (Depletion-Type FETs). 
1+1+ 
resistor; and in circuits (c) and (e), the voltages are supplied from 
extra voltage sources. In spite of the difference in bias methods, all 
four biased circuits are equivalent to (a) for ac signals. Of course, 
there are some advantages and disadvantages for each type of bias. Cir-
cuits (b) and (c) require a lower main voltage supply and have less power 
loss, but they require both active devices to be compatible. In circuits 
(d) and (e), both active devices can be biased independently, but they 
need a relatively high main voltage because of the high resistance re-
quired in series with the power supply. As to the methods for obtaining 
the gate bias voltage, circuits (b) and (d) require extra passive compon-
ents but do not need extra power supplies; circuits (c) and (e) require 
extra power supplies but fewer passive components. Although two FETs are 
used in the circuit to illustrate various dc bias methods, the same prin-
ciple can be applied to other types of circuit that contain different 
types of active devices. 
As mentioned earlier, the two active devices in an NIC circuit must 
be compatible so that they can both be properly biased. In some circuits 
it is difficult to fulfill this requirement because of physical limita-
tions on some active devices.. These circuits are those listed in Table k 
except I2-I1+. The difficulty for these circuits stems from the fact that 
one terminal of the input port is the collector circuit of a transistor 
and the other terminal of the same port is the base circuit of another 
transistor. To bias two transistors, so that one unit's base current is 
the same as the other unit's collector current, will be extremely diffi-
cult. 
^ 
Example of DC Biasing and an AC Model NIC 
The example of NIC c i r cu i t s t o be used for i l l u s t r a t i n g bias tech-
niques and i t s ac operations i s c i r cu i t V5-V12. The basic c i r cu i t of the 








Figure lk. Basic Circuit of V5-V12. 
First, the original circuit is redrawn into a more favorable form. 
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Figure 15. Redrawing of the Circuit in Figure Ik. 
h6 
Conductors g and g? are required in the elementary networks to 
keep the gates of both FET from completely floating. After these two 
elementary networks are interconnected, both conductors g and gp are 
no longer required, because both gates have been connected to some other 
parts of the circuit. The circuit in Figure 16 is the basic NIC circuit 
which will function as an ideal NIC when both FETs are properly biased. 








Figure l6. Further Simplified Version of V5-V12. 
Because both FETs in the circuit do not form a loop, parallel-
type main power supply to both active devices is adopted. Therefore, 
both FETs must be the same type, either P-channel or N-channel. N-charmel 
FETs were selected because of the availability of these devices. The 
type of FET used is 2N2608. When the active devices to be used in the NIC 
circuit have been determined, it is important to locate the optimum oper-
ation points for each device from their actual transfer characteristic 
hi 
curves. The value of bias resistors and supply voltages can then be 
determined easily with some simple mathematical calculations for any type 
of bias circuit. 
Figure 17 shows the properly biased and compensated ac model NIC 
of basic circuit V5-V12. The optimum operating point of the FET 2N2608 
had been experimentally determined to be I =0.5 ma, Yno = 0.6 volt and 
d (jb 
VqD = 5 volts. Resistors R , R , R , and R, provide the paths for drain 
and source voltages to both FETs. Ideally, these resistors should be 
very large, but because a higher main supply voltage is needed for larger 
resistors, there is a practical limit for the values of these resistors. 
Source resistor of 22Ka and drain resistor of lOKn. are considered proper, 
because they will have a total voltage drop of 16 volts. After resistors 
R-, , Rp, R~, and R« have been selected, the main voltage supply V.. can be 
determined as being 21 volts from the equation 
Vl = VSD + Id(Rl + V (k9) 
Resistors R^ and Ro serve as a voltage divider to supply gate voltages 
to both FETs. The ratio of these two resistors can be determined from 
the equation 
VG = itprr8
 v i - Ja Ri (50) 
The ratio of Ry/Ro is found to be 0.81. Therefore, R„ of 81 Ka and Ro of 
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Figure 17. Biased, and Compensated NIC Vp-V12, 
9̂ 
bias circuits. Because the gate leakage current of an FET is extremely 
small, there is no appreciable voltage drops from these resistors. Any 
resistors of high resistance can be used. 
Capacitors C. and C? provide short circuits for the ac signals as 
required in the original circuit of Figure l6. Capacitors CL and C^ are 
blocking capacitors which isolate the loading networks from distorting the 
dc bias conditions of both active devices. 
Resistors Rq and R n are compensation networks which can be deter-
mined theoretically or experimentally. The theoretical compensation of 
a nonideal NIC has been thoroughly analyzed in Chapter II. The technique 
developed there can be followed to obtain compensation networks and the 
compensated NIC matrix. For the example in this chapter, the matrix of 
the original nonideal NIC is 
H = 




When the effect of dc bias circuits is neglected, the compensation net-
works can be found as 
9 gml ^n2 
Y10 = ° 
50 
For the FET 2N2608, the transfer conductance was found to be 800u mhos, 





Although the exact value of Rq and R_n are easy to determine in 
theory, they are usually unrealistic because the exact parameters of an 
active device are difficult to obtain and because the effect of the bias-
ing circuit are rather complicated to ascertain. However, the experimen-
tal technique described below achieves the compensation of a practical 
nonideal ac model NIC rather straightforwardly. 
Because the input impedance of an ideal NIC is zero when the 
opposite port is short-circuited, and is infinite when the opposite port 
is open-circuited, the compensation resistances R and R can be ob-
tained separately by using circuit arrangements shown in Figures 18 and 
19. These arrangements have taken into consideration the NIC stability 
problem which will be described in Chapter IV of this thesis. The ac 
voltage generator and the 100 Kn. resistor in Figure 18 simulate an ac 
current source. The values of R a,nd R,f are separately obtained at the 
null-points of the ac signals shown, on the oscilloscope. They are found 
to be 27 Kn. and k$ Kn. as indicated in Figure 17. 
DC Model MIC 
For some applications, a dc-model NIC is more desirable than an 
ac one as the former will function for very low frequencies and ac 
51 
signalso There are more restrictions, however, on a dc model NIC than on 
an ac one. For an NIC to be a dc model, (l) there must be no bypass or 
blocking capacitor in the NIC circuit and (2) the circuit must be properly 
biased under all terminating conditions (range from open to short circuit) 
at either port. Condition (2) requires that the voltage across a port is 







Figure 18. The Circuit Arrangement to Obtain 










Figure 19. The Circuit Arrangement to Obtain 
Parallel Compensation Network. 
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In the realization of a dc model NIC, it is appropriate to start 
with the ac model NIC circuit which has already been developed. One 
simple procedure is to replace every capacitor in the circuit by a dc 
voltage source which has the same magnitude and polarity as those of the 
capacitor under operating conditions. After a bypass capacitor has been 
replaced by a voltage source, the resistors used to obtain the bias volt-
age can be removed. To replace a "blocking capacitor at either port of an 
NIC by a voltage source, it is necessaiy to consider the capacitor voltage 
when the port is short-circuited. Figure 20 illustrates the technique of 
replacing a blocking capacitor by a voltage source. The magnitude of the 
voltage required to replace a capacitor can be obtained either by theo-
retical calculation or by experimental measurement. Figure 21 shows the 
dc model NIC of V5-V12. Note that no voltage source is required to re-
place the output blocking capacitor in this example. 



















Figure 21. DC Model MIC V5-V12. 
The static characteristic of a dc model NIC at either port can be 
plotted directly on the voltage-current plane as functions of the termi-
nated resistances. The arrangement to plot the v-i characteristic curves 
depends on whether the port to be investigated is open-circuit stable or 
short-circuit stable. Figure 22 and 23 show separately the arrangements 








Figure 22. Arrangement to Plot the V-I Characteristic 










Figure 23. Arrangement to Plot the V-I Characteristic 
Curves of the SCS Port. 
The compensation networks for a do model NIC can be experimentally 
obtained by the same arrangements shown in Figures 22 and 23. To find the 
series compensation resistance, it is only necessary to adjust the resis-
tor RQ of Figure 22 so that the input resistance is zero or the character-
istic curve is vertical on the v-i plane,, To find the parallel compensa-
tion resistance3 it is only necessary to adjust the resistor R Q in Figure 
23 so that the input resistance is infinite or the characteristic curve is 
horizontal on the v-i plane. Figures 2k and 25 show respectively the OCS 
port and SCS port characteristic curves of the dc model NIC V5-V12 shown 
in Figure 21. 
Frequency Response of the NIC 
The simplified mathematical models used to represent various active 
devices in this chapter are accurate only for low frequencies. As the 
operating frequency becomes higher and higher, capacitances among the 
' I (ma) 
V ( v o l t ) 
Figure 2k. Input C h a r a c t e r i s t i c s of DC Model NIC V5-V12 a t t h e OCS P o r t . vn 
Figure 25 . Input C h a r a c t e r i s t i c s of DC Model NIC V5-V12 a t t h e SCS P o r t . 
vn 
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terminals of an active device must be taken into consideration. The 
simplified equivalent circuits will no longer represent the actual func-
tion of those active devices. The transition frequency, at which the 
simplified equivalent circuit starts to deviate from representing an act-
ual device, depends on the quality and the type of active device used. 
Normally for an FET, the transition frequency is in the range of several 
hundred kHz; and for a junction transistor, it is one order or so higher. 
The frequency response of a practical EEC depends on the frequency 
characteristic of the active devices used and the circuit arrangement. 
The behavior of a practical M C at high frequencies can be analyzed by us-
ing high-frequency model equivalent circuits to represent active devices. 
A practical equivalent circuit used to represent the FET at high frequency 
is shown in Figure 26. The equivalent circuit of Figure 26 is modified 
from the simplified model of Figure 10 by adding capacitor C_0 between the 
Crb 
gate and the source and capacitor C ^ between the gate and the drain. A 
u-JJ 
useful equivalent c i r cu i t which wi l l represent the junction t r ans i s t o r at 
high frequencies i s shown in Figure 27. 
Figure 26. High-Frequency FET Equivalent-Circuit . 
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Figure 27. High-Frequency Transistor Equi.valent-Circuit, 
To analyze the NIC containing only transistors, it is more practi-
cal to modify the equivalent circuit in Figure 27 such that the frequency 
effect of the transistor is completely combined into the current amplifi-
cation 8 and the simplified equivalent circuit of Figure 12 can be used. 
The value of B in the high frequency equivalent circuit should be of the 
form k 
B = B 
1 (53) 
1 + 3 
•where f is the 8 cut-off frequency. 
To illustrate the analytical approach for studying the frequency 
response of an NIC, the NIC V5-V12 will again be used as an example. The 
FET elementary circuits V5 and V12 and their high frequency matrices are 
respectively shown in Figures 28 and 29. If the FETs in V5 and V12 are 
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Figure 28. Elementary C i r c u i t V5 and I t s Matr ix . 
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Figure 29. Elementary C i r c u i t V12 and I t s Matr ix . 
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From matrix (54), the input impedance of the NIC at port 1 can be found 
from Equation (2) as 
6o 
z 
g, (2YT - g j + 2(2gC, - g C + YTC )s -TET L °m./ v nn dg m sg L sg' 
1 g, 2Y_ + 2g (YTC + g C , )s + 
nil L tom' L sg nn dg' 
C 2 s 2 
2-^B ^ (55) 
(YTC + 2eC, G )s' L sg °m dg sg' 
When the input impedance of the MIC is represented as in Equation (55)? 
the series compensation network is automatically taken care of by the 
terminating admittance YT. It is not necessary to identify the compensa-
JJ 
tion resistance separately in the equation. In order to plot the input 
impedance Z. of Equation (55) as a function of frequency, a digital com-
puter has been employed. The computer program developed is shown in 
Appendix V and the result of the computer calculation is shown as curve 
A of Figure 30. 
To study the frequency response of the H C experimentally, the 
circuit arrangement of Figure 31 was used. Basically, the arrangement 
is to obtain the input impedance of the EEC as a function of frequency 
by comparing the amplitude and phase of the voltage at the input of the 
EEC to those of the input current. The. experimental result of this study 
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Figure 31. An Arrangement to Study the Frequency Response 
of the NIC. 
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CHAPTER IV 
THE STABILITY OF THE NIC 
Since the NIC converts an immitta,nce into its own negative, a 
passive immittance terminated at one port of the NIC will give rise to 
some negative real part of the immittance at the other port. Hence, the 
NIC is a potentially unstable two-port a two-port which when termi-
nated in some passive networks at both ports, can become unstable. 
Whether an NIC will remain stable or not in a system depends on the prop-
erties of networks that are connected to the NIC. To investigate the 
stability of the NIC, it is necessary to consider the NIC and its termi-
nating networks (or the system) as a whole. It is meaningless to try to 
analyze the stability problem of the NIC alone. In other words, the study 
of the stability problem of the NIC is to investigate the effect of load-
ing conditions at both ports on the stability of the NIC itself. This in-
vestigation can be made in general terms of whether a port of the NIC is 
open-circuit unstable (OCU), short-circuit unstable (SCU), short-circuit 
stable (SCS), or open-circuit stable (OCS). Even if a port of the NIC 
is determined to be SCS it is not necessary that the NIC be stable only 
when this port is short-circuited. Rather, the NIC will usually still 
remain stable if the port is terminated in a small impedance. This argu-
ment is also true for the OCS port of an NIC. The NIC will normally still 
be stable if the port is connected to a large impedance. Above all, the 
stability of a particular NIC when terminated in some particular passive 
networks can only be predicted by a complete analysis of the system. 
6h 
OCS or SCS wi l l serve only as a guideline in terminating an NIC for 
stable operation. 
k I t has been observed tha t a p rac t i ca l NIC i s always SCS and OCU 
at one por t , and OCS and SCU at the other por t . In t h i s research, two 
different approaches wi l l be employed to prove t h i s s t a b i l i t y property 
of the p rac t i ca l NIC. The f i r s t approach i s to consider the NIC and i t s 
terminating networks as a l inear frequency dependent system. To prove 
that the p rac t i ca l NIC i s SCS-OCU at one por t , and OCS-SCU at the other 
port i t i s necessary to prove tha t the input impedance at one port has 
no r ight-half-plane pole but has r ight-half-plane zero and tha t the in-
put admittance at the other port has no r ight-half-plane pole but has 
r ight-half-plane zero. The second approach employed to prove the s t a b i l -
i t y property of the p rac t i ca l NIC i s t o consider the NIC, when terminated 
in r e s i s t o r s , as a nonlinear system. To prove tha t the p r ac t i ca l NIC i s 
SCS-OCU at one port and OCS-SCU at the other port i t i s necessary t o 
prove tha t the negative input res is tance of the NIC i s voltage-controlled 
at one port and current-control led at the other por t . The r e su l t s de-
rived from both approaches, in determining whether a p rac t i ca l NIC port 
i s SCS-OCU or OCS-SCU should lead to the same conclusion. 
The s t a b i l i t y problem does not sirise in an ideal NIC because the 
behavior at both ports of the idea l NIC are iden t i ca l . Only in a prac-
t i c a l NIC do we need to be concerned with the s t a b i l i t y problem. There-
fore, the p rac t i ca l NIC wi l l be used in the invest igat ion of the s t a b i l i t y 
problem. Before we begin to jus t i fy the s t a b i l i t y problem of the NIC i t 
i s necessary to define mathematically the term "pract ical NIC." Since a 
p rac t i ca l NIC i s not an ideal one, i t i s logical to identify i t with the 
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nonideal NIC. In Chapter II of this text, the criteria for a two-port to 
be a nonideal NIC have been given as conditions in sets I-l' and II-II' 
[Equation (30)-(35)1- To define the criteria for a practical NIC it is 
only necessary to determine if the network parameters satisfy the condi-
tions of sets either I-l' or II-II' or both. It can easily be found that 
the practical NIC is the class of two-port which will satisfy only the 
conditions of sets I-l'. One of the conditions in sets II-II requires 
parameters h and h to be negative in both orientations. This condi-
tion can not be satisfied by any of the practical NICs. Therefore, the h 
parameters of a practical NIC must satisfy conditions of set I in one of 
its orientations. For convenience, the conditions in set I can be sum-
marized as 
hll > °5 h22 :> °> Ah < 0 
All h parameters here are considered to be r e a l . 
To jus t i fy the s t a b i l i t y statement of the p rac t i ca l NIC by the 
frequency-dependent linear-network approach, the p r ac t i ca l NIC w i l l be 
considered as having the h matrix 
[H] = 
h l l h 12 
h h 
21 22 
where each h parameter is a real constant. The compensation of parasitic 
parameters h.. -. and hpp will be taken into consideration later. When the 
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practical NIC is terminated in iimnittances Z.. and Yp as shown in Figure 
32, the input immittances at port 1 and 2 will be respectively 
z u 
hllh22 - h12h21 + hllY2 
h 2 £ H- Y £ 
(56) 
Yi2 
hllh22 * h12h21 + h22Zl 





h22_ \2 U 
ft ' 
• —U ' "| u> 
Figure 32. A Terminated Prac t ica l NIC. 





By substituting Equations (58) and (59) into (56) and (57), the input 
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immittances become 
Ah + h..N0(s) 
Zil = h00D0(s) + NQ(iI
 (60) 
Ah + hgg^Cs) 
Yi2 = hlA(s) + N;L(iT
 (6l) 
From Equations (60) and (6l), it can easily be seen that both denominators 
are Hurwitz polynomials because h - and h?? are positive real numbers, and 
IT (s), D1(s), N2(s)j and D2(s) are all Hurwitz polynomial. Therefore, 
both Z.., and Y. p cannot have right-half-plane poles and port 1 is OCS; 
port 2 is SCS. Also, from Equations (60) and (6l), it can easily be rec-
ognized that both numerators are not Hurwitz polynomials because the co-
efficients of both constant terms are negative. Both Z._ and Y.0 have 
ll i2 
right-half-plane zeros and therefore, port 1 is SCU and port is OCU. It 
should be noted that the addition of compensation networks to idealize the 
practical KTC does not change the form of Equations (56) and (57)9 because 
the compensation networks can be included in the immittances Z, and Yp. 
Therefore, the conclusion derived above is also applicable to a fully com-
pensated ideal EEC. 
The second approach to justify the stability statement of the MIC 
is to consider the practical NIC as a nonlinear device. The input imped-
ance of an NIC is a negative resistance when a resistor is connected to 
its output port. Since a negative resistance can be considered a source 
of energy, and since any physically realizable source can supply only a 
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finite amount of energy, the negative resistance can exist only within a 
1 ft 
limited region of its voltage-current (v-i) characteristic. This non-
linearity of the NIC can also be deduced from the fact that the NIC are 
realized by controlled sources, and that all practical controlled sources 
are linear only within a limited region of the v-i plane. Thus, the in-
put v-i characteristic at a port of a practical NIC, when the other port 
is terminated in a resistor, can be assumed to have at least three sec-
tions — a negative-resistance section in the middle and a positive-
resistance section at each end. This type of negative resistance can be 
classified as either current-controlled or voltage-controlled as shown in 
Figure 33. For a current-controlled negative resistance, there is only 
one value of voltage for any specified current, and the derivative dv/di 
at both turning points are zero. For a voltage-controlled negative resis-
tance, there is only one value of current at any specified voltage, and 
the derivative dv/di at both turning points are infinity. 
Consider again the terminated practical NIC circuit of Figure 32, 
with the impedance Z1 replaced by a resistance i' and the admittance Y ? 
replaced by a conductance g_3 the input resistance at both ports are given 
by 
d v l hll h22 - h12 h21 + hll g2 f,0. 
R. _ = TZ— = r r~ Co2) 




Figure 33. (a) Current-Controlled -R. 
(b) Voltage-Controlled -R. 
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When the practical NIC is functioning within section II of the v-i char-
acteristic in Figure 33, the practical NIC is fully compensated and oper-
ating as an ideal NIC. The compensation resistors are included in the 
terms of r., and g_. As the operation region of the NIC moves from section 
II toward I or III, the parameters h _, Lp, h„ , and hp„ will change in 
such a way that the input resistance will change from negative to positive. 
Since h , ^oo* Ti > an(^ 6p a r e a H positive., only the numerator of R and 
the denominator of R can become zero. In other words, R can only go 
through zero and R._ can only go through infinity as they change signs. 
Therefore, if R._ is current-controlled then R.n must be voltage-controlled 
' ll i2 to 
or vice versa. In other words, if port 1 is OCS-SCU, then port 2 must be 
SCS-OCU; or vice versa. 
The results on the stability properties of the NIC, derived from 
the two analyses above with different approaches, have led to the same 
conclusion. Accordingly, all the NICs obtained in this research should 
be OCS-SCU at port 1 and SCS-OCU at port 2. This conclusion has been ex-
perimentally confirmed. Figure 3^ shows the arrangements for stability 
studies. Experimental results have shown that the NIC will be oscillating 
if 
Rs| > |R.| (610 
for an OCU port and 
|R8I < \\\ (65) 
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for a SCU port. Figure 35 shows the voltage wave forms at different 
points of the circuit when the MIC is oscillating. The one at the top is 
the voltage wave form across the resistor R . The middle one is the volt-
age across capacitor CL5 and the bottom one is the voltage at the input 








Figure 34. Arrangements for the S t a b i l i t y Study. 
Figure 35• Voltage Wave Forms of an Osci l le t t ing NIC. 
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CHAPTER V 
THE NEGATIVE-RESISTANCE CIRCUITS 
The negative resistance is widely known for its utilization in 
amplifiers, oscillators and logic circuits. More recently, negative 
20 
resistances are employed in network synthesis and in the realization 
21 
of active elements. For practical applications, the negative resistance 
is considered a building block which can be in the form of a physical de-
vice such as the tunnel diode or in the form of circuitries such as MICs 
or -R circuits. Although a negative resistance can readily be obtained 
by terminating an NIC in a resistor, this is not always an economical 
scheme since a negative-resistance is a one-port device while an NIC is 
a two-port device. From a practical point of view, a negative-resistance 
circuit is usually easier to bias and less complex in its practical form 
than the corresponding NIC. For this reason, all -R circuits will be 
identified from the NICs realized in this research. 
Since the negative resistance realized from an NIC is current-
controlled at one port and voltage-controlled at the other port, an NIC 
can be used to produce both types of negative resistances. 
Two basic negative-resistance circuits can be derived from any one 
of the basic nonideal NICs listed in Tables 3? ^ and 5, "by terminating 
each of its two ports in a resistor. The negative resistance so obtained 
is current-controlled if port 1 is the input port, and voltage-controlled 
if port 2 is the input one. Tables 6, 7 and 8 respectively list all the 
negative-resistance circuits of all FETs, all transistors, and combinations 
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of FET and transistor. 
The development of a basic negative-resistance circuit into its 
operational form is similar to those discussed in Chapter III for a non-
ideal NIC. No more elaboration on this subject will be given here. 
Rather, some examples of negative-resistance circuits with their v-i 
characteristic curves plotted as a function of the terminated-load resis-
tance are presented. 
Figures 36 and 37 show two all-FET negative-resistance circuits, 
derived from basic NIC V5-V12, with their v-i characteristic curves. Fig-
ure 38 shows an all-transistor negative-resistance circuit, derived from 
basic NIC l6'-Il, with its v-i characteristic curve. Figure 39 shows a 
negative-resistance circuit containing a FET and a transistor, derived 
from basic NIC V2-V12, with its characteristic curves. 
7̂  
Table 6. Basic FET -R Circuits, 
O-
NONIDEAL NIC 







~R (I Controlled) -R (V Controlled) 
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1.0 1.5 2.0 2.5 3.0 
Figure 36. FET Vol tage-Cont ro l led -R of V5-V12. 
3.5 
V(vol t ) ^ 00 











h A A A ^ 
JA 200K -1 
V(volt) 
Figure 38. Transistor Voltage-Controlled -R of I6'-!!. 00 o 
V(volt) 




In this research, the nonideal NIC has been mathematically defined. 
The criteria under which a two-port can be considered a nonideal NIC have 
been derived respectively for a two-port -with complex parameters and for 
a two-port with real parameters. By applying these criteria, techniques 
have been developed to interconnect two elementary networks and many basic 
NIC circuits have been successfully realized using FETs and junction tran-
sistors. Of the eleven basic NICs realized in this research, NIC 12-1̂ 4-
k 
is the only one that has been proposed prior to this report. 
An example was given on the development of a basic nonideal NIC 
into a practical ac model NIC and a dc model NIC. The performance of both 
ac and dc models are satisfactory. The frequency response of the NICs 
built is ideal (no phase shift) up to 100 kHz. In building the circuits, 
no special care was taken to improve the frequency response. With the sel-
ection of better quality active devices and the minimization of stray cir-
cuit capacitances and inductances, the practical NICs should operate into 
the MHz ranges. 
The number of active devices used in each ."NIC has been limited to 
the minimum which is two. By increasing the number of active devices in 
each NIC or in each elementary network, there is no doubt that more NICs 
can be found using the same technique developed in this research. The 
complexity of realization will increase as the number of active devices 
in each NIC is increased. 
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The stability problem of the NIC has been analyzed in this research 
with two new approaches. The new approaches not only prove that an NIC 
is SCS-OCU at one port and OCS-SCU at the other, but also predict which 
port of the NIC is SCS-OCU and which is OCS-SCU. In discussing the sta-
bility problem of a compensated ideal NIC, the compensation networks are 
considered parts of the terminating immittances, and the compensated NIC 
has the same basic stability properties as the nonideal one. It should be 
pointed out that the above reasoning is valid only if the compensated NIC 
is itself stable. It is possible that the compensation networks might 
cause the NIC to become unstable. This is because the parallel compensa-
tion network is in parallel with the SCU port and the series compensation 
network is in series at the OCU port. These compensation networks respec-
tively control the highest terminating impedance at the SCU port and the 
lowest series impedance at the OCU port of a practical NIC. The smaller 
the parasitic parameters h and h „,, the smaller the immittance of the 
compensation networks and the better the quality of the nonideal NIC. 
Current-controlled and voltage-controlled negative-resistance cir-
cuits have been derived from each nonideal NIC. A total of twenty-two 
negative resistance circuits have been found; half of them are current-
controlled, and the other half are voltage-controlled. Of all the 
negative-resistance circuits obtained in this research, current stable 

















Figure Al» The Compensation of a Nonideal NIC, 
Vl " Vl + h12V2 
*2 = h21i2 + h22V2 
From Figure Al, it can be found 
2 2 <r2 
. / 
S u b s t i t u t e (A3), (A*0, (A5) and (A6) i n t o (Al) and (A2), 
. / 




h = V - ylVl (M) 
VQ = V ' - z 0 i 0 (A5) 
i 2 = i 2 (A6) 
V = hll( il' " ^V* + MV " ^ W 
= h 0 . ( i / - y - .v / ) + h _ ( v ' - z 0 i ') (A8) 
Rearrange (A7) and (A8) 
V = T T T V + "Wlr V - n l̂ f
2 i ' (A9) 
1 1 + h l i y i 1 1 + h 1 1 y 1 2 1 + h ^ 2 
. / 21 . / 22 / 21 1 / (Air>\ 
X 2 = 1 + h 2 2 z 2
 X l 1 + h 2 2 z 2
 V2 " 1 + h 2 2 z 2
 V l ^ U ; 
h l l ( l + h22Z2> - h12h21Z2 . , , . 
1 (1 + h l i y i) (1 + h 2 2z 2) - h 1 2 h 2 i y i z 2
 Xl ^Ali-; 
Let 
h 1 2 ( l + h 2 2 z 2 ) - h 1 2 h 2 2 z 2 / 
+ (1 + h l i y i) (1 + h 2 2 z 2 ) - h 1 2 h 2 1 y l Z 2
 V2 
Ah = h i ; L h 2 2 - h 1 2 h 2 1 
(All) becomes 
h + zQAh 
V ' = J - L d A (er\ 2) 
v l 1 + h1^r1 + h 2 2 z 2 + y^gAh
 1 1 V K ^ 
h 12 
1 + h 1 1 y 1 + h 2 2 z 2 + y i z 2 A h 
S u b s t i t u t e (A12) i n t o (AlO) 
h 2 1 
i 2 = l + h2jr1 + h2 2z2 + y ^ S T
 i i ( A 1 3 ) 
h22 + y l A h 
1 + hri7l + h22z2 + y l Z 2 A h 
Therefore 
hll + z 2 A h h 12 
1 t -U t\ 





z2 + y l z 2 A h -1 + h]lyl + h22Z2 + y l z 2 A h 
21 
h22 + y l A h 




A PROOF TO ELIMINATE SERIES-SERIES AM) PARALLEL-PARALLEL 
INTERCONNECTIONS AS POSSIBLE WAYS OF OBTAINING NICS 
Some matrix transformation equations which will be used in this 











































Ah = h u h 2 2 - h12h21 
Az = zi;i_z22 - z12z21 
Ay - yl;Ly22 - y12y21 
3y considering two practical elementary networks as having z 
matrices of respectively [z/] and [z / ;]3 y matrices of [y'] and [y"], and 
h matrices of [h'] and [h"~]9 the matrices of series-series and parallel-
parallel interconnected networks will respectively be 
z l l z12 
z21 Z22 
/ // / // 
Z l l + Z l l Z 12 + Z 12 
/ , II I , II 
Z 2 1 Z 2 1 Z 2 1 Z 2 1 
(A19) 
and 
y x l y 1 2 
y 2 1 y 2 2 
y l l ' + y l l " y 12' + V 
/ . // / // 
y21 + y 2 1 y21 + y 2 1 
(A20 
From Table I and II hybrid h parameters of all elementary networks 
satisfy 
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hll' ~ °> h22' > °> Ah' " ° (A21) 
By substituting (A2l) into (A15) and (All), conditions of (A2l) can be 
expressed in z and y parameters as 
z^' = 0, z22' * 0, Az' =
 11
/ i= 0 (A22) 
h, 
22 
yll' " °' y227 " °> Ay/ = IT" - ° (A23) 
From (A19), (A20), (A22) and (A23), parameters of series-series 
and parallel-parallel interconnected networks can easily be found to 
respectively satisfy 
z
±1 = ° > z22 " ° (A2U) 
and 
Y n = 0 , y22 ^ 0 (A25) 
By substituting (A24) and (A25) respectively into (Al6) and (Al8), 
it can be observed that for both interconnected networks 
h £ 2 £ 0 (A26) 
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The only set of nonideal NIC conditions which can be satisfied by (A26) 
is the set I or 
hll " °> h22 ~ ° (l^ 
Ah ^ 0 . (15) 
h 12 h 22 > ° ( l 6 ) 
But from (A2h) and (Al6) 
Ah = —==- ii 0 (A27) 
Z22 
and from (A25) and (Al8) 
Jon 
Ah = — — £= 0 (A28) 
y 2 1 
Equat ion (15) i s v i o l a t e d i n both, c a s e s ; t h e r e f o r e , s e r i e s - s e r i e s and 
p a r a l l e l - p a r a l l e l i n t e r c o n n e c t i o n of two elementary networks w i l l not 
l e ad t o a nonidea l NIC. 
APPENDIX III 
V-l 
ELEMENTARY NETWORKS WITH A VOLTAGE-CONTROLLED SOURCE 
' 1 &2 
1 o AM/—i AM/—o 2 
'13 
6ilS2*V8a) 
gg tyg i ) 




1 O M V 
V-2 
g 2 
vV\A/ O 2 g l + g 2
+ s d 
iTiiTi^y 
- g 2 ( g l + ' 
g l ( g 2 + g d - g m ) 
e, 
g 2 + g d- g m 
gg^V 
( g 2
+ g d - ^ ) 
io M V 
V-3 
fl^fd 
g i ( s 2
+ g d ) 
g 2 + g d 
V g 2 
g 2+g d 
g 2 ( s m + g d ) 
g 2 + g d 
1 o AW 
v-k 





g 2 + g d 
g 2 + g d 
^V8^ 
g 2 + g d 
9k 
l o s/WV 
V-5 
y / W v 0 2 g l + g 2 + g d 
^W 
g 2 ^ g l } 





l o AVv 1 v/Wv 0 2 
V-6 
g l + g 2 + g d ( V g 2 > 
g l ( g 2 + g d " ^ " g 2 + g d " g i r 
g 2 ( g l + g m ) g 2 g d 
g 1 ( g 2 + g d - g m ) g 2





g , 6 1 2 
" l + l
 g m ( g l + g 3
) + g l g d g d + g m " 
g 1 g 3 " g 1 g 3 ( g 3 + g d + g m ) g 3 + g d + g m 
W ^ l ^ g3 ( gd+ gm } 
" g 1 ( g 3 + g d + g m ) g 3 + g d + g m 




g d " 2 1 
l + l +
 s m ( g l + g 3 ) - g l g d Zg-Zm 
*L % y ^ W * ^ w ^ 
g m ( g 1 + g 3 ) - g 1 g d g ^ ( g j - g ^ ) 
g l ( g 3 + g d " g m ) g 3 + g d - g m 
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e 3 2 
s l - g 3 + g d 
g i ( g 3 + g a } 
V * d 
g3+ga 
ga g3(gm+ga> 
g3+ ga g3+ ga 
o AW—pAAAr-T^)--o 
v - i o 
*m 
% "23 
g i + g 3 + g a 
g i ( g 3 V 
: 3 + g d 






( g i + e 3 ) _ g i 8 d g a 
<h.% g i g 3 ( g 3 + g a - g m } ^ 
gm(g1+g3)-g-Lg a s36d 
e i l s 3 +




e 1 3 
" l + l 5n
( g l + g 3 ) + g l g a 
S L V g1g3(g3+gm+gd) ! 3 % + g d 






o—T \ v W V - i — v M A / 0 2 
v-13 
m 
g d 2 1 
g;p+g3+gd
 S 2 g d + g m ( g 2 + g 3 ) 
V g 3
} (sd+gm} (g2+g3
} ( 6 d V 
52&3 




6 1 2 
-o 
g 2 + g 3
+ g d g 2 g d - g m ^ g 2 + g 3 ) 
(g 2 +g 3 ) (g d "g m ) (g 2 +g 3 ) (g d -g m ) 
>2&3 





6 3 1 




> 2 & 3 
>2+g3 >2 ^3 
O—f J-vV\Aq—*/VW •O 2 
m 
g, 6 13 
v-16 d 5 * 3 
g 2
+ g 3 +g d
 g 2 g d 
"(g2+g3) (gd-gm) ( g 2 + g 3 ) ( g d - g j 
& O & O 
g2+g3 g2+g3 
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e 2 3 
g 2 + g 3 + g d g 2 g d + g m^ S 2 + g 3^ 
; d ( g 2
+ g 3 ) 
52 g 3 
g d (g 2 +g 3 ) 
52&3 
>2 g 3 
o - Q - W V - • W W O 2 
m 
g d 6 3 2 V-18  > s 3 




g d (g 2 +g 3 ) 
52&3 
32 g 3 
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APPENDIX IV 
ELEMENTARY NETWORKS WITH A CURRENT-CONTROLLED SOURCE 
i. 
"I b l 
l o»—AW \/VW—*o 2 
g 1 g 0 (3+ i )+g 2 (g 2 +g 0 ) 
g l g o ( g 2 + g o ) 
g 2 ( P
+ l ) 
g 2 + g o 
>2+go 
s 2 6 o 
>2+go 
l o ^ - W W 




g 2 ( 3
+ i ) 
&L tg"2(P+i)+g0J [g2(P
+ l )+g0] 
* 2 fe2feo 
Lg90+i)+gnJ Lgp(3
+ i )+gJ 
"l ..i 
I + P+1 






g g .--I 
o—v\X/V—pA/V^M^J)""0 2 
£ - < 
" l h l
 P f e l + g o ) g o 
gj_ g 3 " g 1 L ( P
+ i ) g 3
+ g 0 J (p+i)g3+g ( 
g 3 (pg 1





3 ^ ; g 2 + g 3 ^ + g o g 3 








/ ^ \ i 
o—f j-WWi—\/VW—«-o 
(p+l)g3+g2+gQ 
"~ go ( g2 + g 3^ 
>2+g3 
gg2g3+g2gQ 
g o ( g 2 + g 3
} 
32B3 
' 2 + g 3 
1 O - ^ - V W V — i sAAAr*«-02 
e 0
+ g i + g 2 - p g i g ; 
8lte0
+S2) g0+g2 
(e-i)g2 ' gog2 
go+s2 go+g2 
x l g l '2 X2 
\AAA/—~*o J 1+(l-p)g 2+gQ (B-l)g , 
f^L(i-P)g2+g0] 
"(i-P)g2+go 
( i - p ) g 2 + g o 
Bo&2 
( l - p ) g 2 + g o 
100 
i g g >. 
o> MAr-r-AAAr-f f~~° 
g~ -L 
1-9 
( l - (3 ) g l +g 3 +g 0 so 
g ^ g ^ ) go+s3 
(g0+Pg3) sog3 
go+g3 go+s3 




1_ 1 fe0 
g-L T l i ^+ i ^P i^T ( i -p)g3+gQ 
>3 6o >o53 
(l-p)g3+go ( l-p)g3+go 







>o (g2+g3 } 
5 2 B 3 
>2+g3 
>o B2 
l o — T ^ - v W i p A A A / o 
£ - i 
g . 3 
1-12 
g 2+( l -p)g 3+g 0 





g o ( g 2 + g 3 } 




COMPUTER PROGRAM OF THE NIC V5-V12 FREQUENCY RESPONSE 
BEGIN 
COMMENT FREQUENCY RESPONSE OF THE NIC V5-V12J 
FILE IN CAROCK (2*lQ)i ..._ ... 
FILE OUT LINECK 6(6,15)1 
F O R M A T rHi(Y7,"r»tX?0,»$'
f,X?5>nY''')} 








Y L M / Z L * 
A3«-0* 
A2*-CSG*2J 
Al4-2xC2xGMxCDG-GMxcSCi + YLxCSG)) 
AO«-GMx(?xYL"GM); 
B3«-0J 
92<-YL*CSG*;> + 2xGMxC'0GxCSGJ 




N I < - A l x w - A 3 x W * 3 > 
DR«-B0-B2xW*2J 
D I « - B l x w - R 3 x W * 3 J 
R«-(NRxDR + N ! x O I ) / C [ ) R * 2 + D I * 2 ) ) 
X « - C N I x D R - D l x N R ) / ( D R * ? + D I * 2 ) J 
WRITE ( L I N > C K # F M 2 , L 2 ) > 
END COMP) 
WRITE ( L I N p C K [ N O ] ) | 
READ CCARDCK#/*L1')I 
CLOSE CCARnCK#RELEASE)l 
WRITE L L L N E C K * F M 1 ) | 
FOR 1 + 1 STEP 1 UNTIL 6 DO 
1 0 2 
3F.GT N 
**•). 0 * 1 1 
F<rK} 
0 1M P ? 
F « . ? X K ; 
C T ^ P ; 
r * 3 x K ; 
C H M P ; 
F *- 4 x * J 
r n M P ; 
F*-S*K ! 
C n M P / 
F « - 6 X K ; 
C n M P ; 
F < - 7 X K ; 
END 
END 
C n M P » 
F <- 8 * K ' 
c n H P ; 
F <- 9 x K J 
C n M p ; 
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F R X 
1.0, 0 -500.0000 0.0087 
20, ,0 -500, ,0000 0.0173 
30, .0 -500, ,0000 0.0260 
40, ,0 -500, ,0000 0.0347 
50, ,0 -500, ,0000 0,0433 
60, ,0 -500, ,0000 0,0520 
70, ,0 -500, ,0000 0,0607 
RO, ,0 -500, , 0 0 0 0 0.0693 
90, 0 -500, ,0000 0,0780 
100, 0 -500, 0 000 0.0867 
POO, ,0 -500, ,0000 0.1733 
300, ,0 -500, ,0000 0.2600 
400, IO -499, ,9 999 0.3467 
500, »o -499, ,9999 0.4333 
600, • 0 -499, ,9 999 0.5200 
700, 0 -499, 9 9 98 0.6066 
BOO, ,0 -499, ,9998 0.6933 
900, 0 -499, 9997 0.7800 
1000, 0 -499, ,9996 0,8666 
?ooo, 0 -499, ,9984 1.7333 
3000, ,0 -499, ,9965 2.5999 
4 00 0, 0 -499, ,993ft 3,4665 
5000, rO -499, ,9903 4.3332 
6000, • 0 -490, ,9860 5.1998 
7000, >o -499 , , 9 B 1 0 6.0664 
8000 ,0 -499, ,975? 6,9330 
9000 ,0 -499, ,9686 7,7996 
1 0000 ,0 -490, ,9612 8.6662 
2 0 0 0 0 , 0 -490, , B 4 5 0 17.3315 
30000 ,0 -499, ,651? 25.094* 
4 0 0 0 0 , >o -490, 3B0O 34.6553 
50000, >o -499, ,0314 4 3,3118 
60000, ,0 -49ft, ,6055 51,9635 
70000, ,0 -49B, ,1024 6 0.6094 
50000, ,0 -497, ,5?21 69,?485 
90000, ,0 -496, ,8648 77.8799 
100000, .0 -496, ,1307 86,5026 
?ooooo, ,0 -484, ,6026 172.0431 
300000, • 0 -465, ,6510 255,6920 
400000 ,0 -4 39 ,6550 336.5828 
500000 ,0 -407, , 11 92 413,9377 
600000 ,0 -36R ,6499 487.0878 
700000 ,0 -324, ,9291 555,4860 
800000, ,0 -276, , 6 B 6 5 618.7175 
900000 ,0 -224 .6731 6 7 6.4912 
1000000 ,0 -169 ,6368 728,6426 
2000000 • 0 414 .3721 966.7908 
3000000 .0 854 ,87 79 886,6865 
aoooooo .0 11?? ,0324 710.4044 
5000000 .0 1274, .9373 525,6609 
6000000 ,0 1359, ,139 4 356,5127 
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